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Abstract—This work aims at estimating and comparing
the power limits of ΔΣ and charge-redistribution successive-
approximation register (CR-SAR) analog-to-digital converters
(ADCs), in order to identify which topology is the most power-
efﬁcient for a target resolution. A power consumption model
for mismatch-limited SAR ADCs and for discrete-time (DT) ΔΣ
modulators is presented and validated against experimental data.
SAR ADCs are found to be the best choice for low-to-medium
resolutions, up to roughly 80 dB of dynamic range (DR). At high
resolutions, on the other hand, ΔΣ modulators become more
power-efﬁcient. This is due to the intrinsic robustness of the
ΔΣ modulation principle against circuit imperfections and non-
idealities. Furthermore, a comparison of the area occupation of
such topologies reveals that, at high resolutions and for a given
dynamic range, ΔΣ ADCs result more area-efﬁcient as well.
I. INTRODUCTION
With about 100 implementations, SAR and ΔΣ analog-to-
digital converters account for 60% of the ADCs presented at
the International Solid-State Circuits Conference (ISSCC) in
the last decade. The reasons for such popularity can be found
in the intrinsic power efﬁciency and amenability to scaling of
SAR ADCs on one side, and in the robustness against circuit
imperfections of ΔΣ converters on the other. Figure 1 shows
the resolution versus bandwidth plot of state-of-the-art SAR
and ΔΣ converters published at ISSCC in the years 2006–
2015 [1]. Two distinct regions can be clearly identiﬁed. Pushed
by technology scaling, SAR ADCs dominate those applications
(e.g. high-speed IO links) requiring above 100-MHz bandwidth
with low-to-medium resolutions (below 60 dB). On the other
hand, ΔΣ ADCs are the optimal choice for lower speed
applications (below 1MHz) with more than 12-bit effective
resolution (e.g. audio and high-resolution biomedical systems).
In between, lays a region equally populated by these two
converter architectures, which corresponds to the requirements
of several applications such as wireless and wireline commu-
nications and medical imaging. Although previous works have
studied the fundamental power limits of SAR converters and
discrete-time ΔΣ ADCs [2], [3], a thorough analysis of the real
limits of both topologies, and a speciﬁc comparison between
these two popular architectures are missing. This work presents
an in-depth investigation of the power consumption of SAR
and ΔΣ converters in order to justify the trend observed in
Fig. 1. Theoretical power models are presented, then validated
against experimental data from [1] and compared. SAR ADCs
are found more power-efﬁcient at low resolutions, where the
consumption is dominated by the power required to drive the
capacitor array. On the other hand, DT ΔΣ modulators are
more efﬁcient at high resolutions, where their consumption
is mainly determined by the power spent in the operational-



















Fig. 1. Resolution vs. bandwidth of SAR and ΔΣ ADCs from [1].
transconductance-ampliﬁer (OTA) stages.
This paper is organized as follows. Section II and Sec-
tion III present the SAR and the ΔΣ ADC power consumption
models, respectively. Section IV validates the proposed models
against experimental data and compares the two architectures
in terms of power efﬁciency. In Section V the two converters
are compared in terms of area and, ﬁnally, conclusions are
drawn in Section VI.
II. SAR ADC POWER CONSUMPTION MODEL
Figure 2 schematically depicts the model of a generic
SAR ADC, where the capacitive array works as sample-
and-hold during the sampling phase and as digital-to-analog
converter (DAC) during the conversion phase. The minimum
power required to perform the analog-to-digital conversion in a
Nyquist-rate SAR converter is the one spent to sample the input
signal on the capacitance C of the feedback DAC. Considering
C discharged at the beginning of the sampling phase, this
contribution is
Ps,SAR ∼= CVFSVDDfS = CV 2DDfS , (1)
where fS is the sampling frequency, and VFS the converter
full-scale range, assumed equal to the power-supply voltage
VDD for simplicity. The DAC capacitance has to be sized
to fulﬁll two different requirements, since both noise and
non-linearity due to capacitive mismatch can limit the con-
verter resolution. In the former case, imposing that the input-
referred thermal noise contribution, kT/C, does not limit the
achievable dynamic range, the minimum value of the array
capacitance turns out to be















Fig. 2. Schematic diagram of a charge-redistribution SAR ADC.
Substituting (2) into (1), the sampling power consumption due
to the thermal the noise limit is
Ps,noise = 8kTfS ·DR. (3)
However, in a SAR ADC, the mismatch between the unit
capacitors of the capacitive DAC can limit the converter
accuracy yielding differential- and integral-non-linearity (DNL
and INL). The resulting effect is distortion that can impair
the signal-to-noise-and-distortion-ratio (SNDR), thus the reso-
lution. Employing digital calibration techniques it is possible
to reduce the impact of mismatch-dependent non-linearity,
however, at the price of increased area, power, and design
complexity. For this reason, the effect of calibration is not
taken into consideration in the present analysis. To mitigate
the effect of capacitive mismatch, which can be considered a
statistical source of error, the size of the array capacitance
has to be chosen large enough to avoid a non-monotonic
characteristic, and to have a DNL standard deviation, σDNL,
well below the LSB. A typical design criteria [4], [5] is
to set the worst-case σDNL, which occurs at the mid-code,
so that 3σDNL,max<0.5, and thus to size the DAC unit
element, Cu, to be greater than a minimum value dependent on
technological parameters of the capacitors and on the chosen
DAC topology [6]. Considering that the standard deviation of
the unit capacitor can be expressed in terms of the Pelgrom











and that the for a conventional binary weighted (CBW) single-






minimum value of the unit capacitance results
Cu,min = 18 · 2N (k2ccspec). (5)
Since in a N-bit CBW array C ∼= 2NCu, the sampling
power resulting from (1), once the mismatch limit sizing is
considered, is
Ps,mis. ∼= 18 · 22N (k2ccspec)V 2DDfS . (6)
The two power limits given by (3) and (6), normalized to
the signal bandwidth BW=fS/2, are plotted in Fig. 3 as a
function of the dynamic range, and considering in (6) that
the dynamic range is function of the number of effective bits,
being DRdB ∼= 6.02N − 1.76 [3]. As reference technology,
a 65-nm CMOS process has been considered, with kc=0.5%,
cspec=1 fF/μm2 and VDD=1V . It is evident that capacitive
mismatch, rather than thermal noise, imposes the size of the
sampling capacitance, thus setting a minimum limit to the
power consumption of SAR converters. This result is different
from the one obtained in [3] where only the noise limit was

















Fig. 3. Estimated normalized power vs. resolution of SAR ADCs together
with real data (circles) from [1].
considered in the DAC sizing.
However, the sampling power is not the only contribution
to the power consumption in SAR ADCs. Further contribu-
tions are given by the SAR logic circuit, the DAC switching
procedure performing the binary searching algorithm, and the
comparator. While the contribution due to the logic circuit
is in general negligible [5], [6], especially if advanced tech-
nologies are used, the power needed to switch the capacitive
array during the conversion cycle depends on the adopted
switching algorithm [6]. In general, this power is a fraction of
the overall sampling contribution and depends on the binary
search algorithm. While the conventional scheme [6] entails a
comparable contribution, smart switching procedures allow to
greatly reduce its impact. For example, adopting the set-and-
down scheme or the merged capacitor switching algorithm [7],
the switching power consumption is about 25% and 4% of the
sampling power, respectively.
As far as the comparator is concerned, efﬁcient implemen-
tations of SAR ADCs usually adopt a dynamic comparator
whose power consumption is determined by the charge and
discharge of its load capacitor. Its value is set by the resolu-
tion constraints, but it is usually of few femtofarads [8]. In
addition, such circuits are intrinsically digital, being turned
only when the input signals have to be compared and then
swiftly disabled, and thus their contribution can be neglected
[4], [5]. However, it is worth pointing out that for high reso-
lutions (DR>80 dB), as the LSB becomes smaller, both offset
and kickback noise (i.e. the capacitive feedthrough from the
comparator) become major design issues, imposing the use of a
static comparator rather than an efﬁcient dynamic topology [9].
A typical implementation is the well known continuous time
preampliﬁer followed by a latch. Being an analog circuit,
its static power consumption is no longer negligible since
the bias current must be sized to keep its noise below the
LSB. Considering only the dominant noise contribution of the
CMOS input pair, and assuming the transistors biased in sub-
threshold region, the requirement results










where n ∼= 1.5 is the subthreshold slope, UT the thermal
voltage, IB the bias current, and BWpreamp the preampliﬁer
bandwidth. The latter should be large enough to guarantee the
comparator settling during each bit evaluation period. As a
rule-of-thumb, this bandwidth can be set equal to 10NfS .

















Fig. 4. (a) Block diagram of a single-loop ΔΣ modulator. (b) DT integrator.
evaluated as





where the factor 0.5 accounts for the possibility to enable
the comparator only during the conversion phase, thus for
approximately half of the sampling period.
In conclusion, the power consumption limit for SAR con-
verters is mainly determined by the sampling contribution
given by (6) and, for high resolution (DR>80 dB), also by the
static power consumption of the preampliﬁer-based comparator
given by (8). The power consumption estimated from the pro-
posed model and normalized to the signal bandwidth is plotted
in Fig. 3, together with the experimental data from [1]. The
estimated power limit (solid line) encloses all the measured
data, the agreement being very good especially for medium
resolution (50-70 dB). At very low resolutions, the sampling
limit (dash-dotted line) underestimates the experimental data
mainly because the real DAC capacitance is chosen to be larger
than the value imposed by noise and mismatch because of
technology limit [2] or to avoid the impact of parasitics. The
plateau visible in the solid line of Fig. 3 has been obtained
considering a minimum DAC capacitance of 100 fF. Finally,
note that the use of a static comparator increases the power
limit due to the sampling contribution at high resolution.
III. ΔΣ MODULATOR POWER CONSUMPTION MODEL
The minimum power required to charge the sampling ca-
pacitor C in a ΔΣ modulator can be obtained from (1) with the
additional effect of the oversampling ratio, OSR=fS/ (2BW ),
yielding
Ps,ΔΣ ∼= CV 2DDfS = 8kTfS ·DR/OSR. (9)
Ps,ΔΣ is proportional to the desired ADC resolution, as
in a Nyquist-rate converter, and is inversely proportional to
OSR. For simplicity, it has been assumed here a single-ended
implementation, with a full-scale range equal to the power
supply VDD. To this minimum power, a second contribution
dependent on the particular ΔΣ realization has to be added.
For our analysis, we considered a single-loop third-order ΔΣ
modulator (Fig. 4(a)), which represents a reasonable trade-off
between performance and design complexity, in its discrete-
time implementation. DT modulators are better suited for such
an investigation because it is relatively simple to relate the
power consumption to the desired resolution. The power of a
single-loop DT ΔΣ modulator is dominated by the integrators,
and in particular by the OTA of the ﬁrst stage (Fig. 4(b)).
The integrators following the ﬁrst one are normally biased at
















Fig. 5. Estimated normalized power vs. resolution ofΔΣ modulators together
with to real data (squares) from [1].
a lower current, a popular design choice being to bias the
second and third OTA at half the current of the ﬁrst stage as
their imperfections are mitigated by the gain of the preceding
stages. The quantizer power can be neglected to a ﬁrst order
approximation, especially in single-bit implementations.
In any switched-capacitor (SC) system, the OTA output must
settle in less than half a clock cycle to the ﬁnal value within a
certain accuracy. The required integrator unity-gain-bandwidth
(UGBW) can be related to the transconductance gm of the OTA
input pair and to the equivalent capacitance CEQ effectively
loading the ampliﬁer. The latter depends on how the SC
integrator is implemented, and is assumed here for simplicity
to be a multiple of the sampling capacitor, i.e. CEQ = βC.
From [10], it results
UGBW (rad/s) ∼= 1.4(N + 1)fS = gm/CEQ, (10)
where N represents the target ADC accuracy (i.e. DR in bit).
The input pair is normally biased in the middle of weak
inversion, with a constant transconductor efﬁciency gm/ID ≈
15V −1, so to obtain a linear control of the transconductance
via the bias current and to maximize the OTA efﬁciency.
Assuming for simplicity a single-stage OTA topology (i.e.
telescopic-cascode), the power in the ﬁrst OTA results




CEQ · 1.4(N + 1)fS .
(11)
Once the sampling capacitor is sized to achieve the desired
DR from (9), i.e. C = 8kT · DR/ (OSR · V 2DD), the OTA
power consumption given by (11) overwhelms the sampling







1.4(N + 1)8kT ·DR. (12)
In (12), the modulator power has been again normalized to the
signal bandwidth, i.e. BW=fS/(2 · OSR), to fairly compare
ΔΣ and SAR ADCs, eliminating the dependence from the
OSR. The ΔΣ normalized power is shown in Fig. 5 as function
of the resolution. For this plot we assumed a fully differential
implementation, with VDD=1V , C=CF=CL, and β = 3. At
high resolutions the modulator power is governed by (12). At
low DR, the sampling capacitor cannot be made indeﬁnitely
small as (9) would permit, therefore a minimum value of
the sampling capacitor of 300 fF has been assumed due to
mismatch and practical considerations. In order to validate the
model, in Fig. 5 theoretical predicted values are compared to
the actual power/resolution of ΔΣ modulators from [1]. A

















Fig. 6. Estimated normalized power vs. resolution of SAR and ΔΣ ADCs
together with real data (circles and squares, respectively) from [1].
very good matching between predicted and measured data is
observed despite the simplicity of the proposed model.
IV. POWER EFFICIENCY COMPARISON
Figure 6 shows the comparison between the estimated
power normalized to signal bandwidth and experimental data
for both architectures, proving a good ﬁtting of the power
models despite the rough assumptions made. As experimental
data highlight, at low resolutions SAR ADCs appear to be
more efﬁcient than ΔΣ converters, while at high resolutions
the trend is inverted, with SAR ADCs losing efﬁciency mainly
due to mismatch limitations. This implies that the impact
of mismatch becomes more severe degrading the linearity
when high DR is required, and motivates the use of an array
capacitance larger than the limit imposed by noise require-
ments. It can be noticed that by adopting proper calibration
techniques and with the improved matching performance of
more advanced technology processes, this difference may be
lowered. However, it must be pointed out that as the resolution
increases, also the comparator design becomes less efﬁcient,
requiring a static rather than dynamic implementation, and that
in general calibration techniques not only require power but
also area, which is an important issue in integrated circuit
design. The better power efﬁciency shown by ΔΣ converters
at high resolutions can be explained with the intrinsic robust-
ness of this architecture against circuit imperfections such as
the comparator noise and offset that are attenuated like the
quantization noise.
V. AREA COMPARISON
In the previous sections it has been shown that, due to
technological limits of SAR ADCs, there is an advantage in
terms of efﬁciency adopting a ΔΣ architecture when a high
resolution has to be achieved. Also area occupation is a clear
advantage of ΔΣ modulators with respect to SAR converters.
In fact, as shown in Fig. 7, ΔΣ ADCs outperform SAR
converters in terms of area for moderate-to-high resolutions,
i.e. for a dynamic range greater than roughly 70 dB, as the best-
in-class area/resolution curves suggest. This can be explained
considering that ΔΣ modulation offers a straightforward way
(i.e. dynamic weighted averaging) to attenuate the impact
of the sampling capacitor mismatch, without relying on the
intrinsic matching of the capacitive array or resorting to on-
chip digital calibration techniques, as in SAR ADCs. Area is
often a key parameter in many of the applications in which
such ADCs are required (multichannel sensors ASICs, audio


















Fig. 7. Area vs. resolution of ΔΣ and SAR ADCs from [1].
applications, etc.). This difference is in general not affected
by the scaling and, on the contrary, is enlarged if calibrated
SAR ADCs are considered, due to the typical complex digital
circuits and sometimes memory that are required to mitigate
the inaccuracy of the analog blocks.
VI. CONCLUSIONS
This paper has presented a power consumption model for
mismatch-limited SAR ADCs and for DT ΔΣ modulators.
Comparison between these two architectures conﬁrms the
power efﬁciency of SAR ADCs at low-to-medium resolutions,
making them the ideal candidates for a range of applications
ranging from low-resolution biomedical to wireless commu-
nications. On the other hand, for resolution above roughly
80 dB, DT ΔΣ modulators become more power-efﬁcient, as a
result of their greater robustness against circuit imperfections.
Moreover, compared to SAR ADCs, ΔΣ modulators exhibit
an area beneﬁt at high resolutions, that makes them the natural
choice for high-precision applications.
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